Abstract-A self-boost charge pump topology is presented for a floating high-side gate drive power supply that features high voltage and current capabilities for use in integrated power electronic modules (IPEMs). The transformerless topology uses a small capacitor to transfer energy to the high-side switch from a single power supply referred to the negative rail. Unlike conventional bootstrap power supplies, no switching of the main phase-leg switches is required to provide power continuously to the high-side gate drive, even if the high-side switch is permanently on. Additional advantages include low parts-count and simple control requirements. A piecewise linear model of the self-boost charge pump is derived and the circuit's operating characteristics are analyzed. Simulation and experimental results are provided to verify the desired operation of the new charge pump circuit. Guidelines are provided to assist with circuit component selection in new applications.
I. INTRODUCTION

A. Background
B
OOTSTRAP circuits are widely used in bridge inverters to provide the floating power supply for high-side switch gate drives [1] . They are often preferred over high-frequency transformer circuits due to their simplicity and basic compatibility with integrated circuit implementation, making them well suited for achieving low cost and high reliability.
However, the bootstrap technique imposes significant limitations due to its periodic charging time requirements that can interfere with the desired gate drive operation under some important operating conditions [1] . In particular, the high-side gate drive can become starved of energy if the inverter switching algorithm calls for either switch to be on for long intervals. Under such circumstances, the main phase-leg switch may be forced to perform a brief switching cycle in order to refresh the depleted capacitor charge for the high-side gate drive.
One approach that has been proposed to overcome these problems uses an auxiliary charge pump [2] provide the needed power for a high-side gate drive without interfering with the desired phase-leg switching sequence. However, it is not widely used due to its higher complexity and its requirements for high-voltage level shifting to supply control signals to the auxiliary switches. Another technique has been described in the literature [5] , [6] that applies charge pump techniques to deliver power to a floating high-side power supply. It has a simple topology and overcomes the limitation of conventional bootstrap high-side power supplies by transferring charge even when the upper switch is permanently on. However, this technique suffers in high current applications from high power losses in the charge pump oscillator and high voltage ripple due to large voltage surges caused by switching of the main phase-leg switches. These disadvantages limit this technique to gate drive applications with low current supply requirements.
A new charge pump topology is presented in this paper for floating high-side gate drive power supplies that avoid the problems of existing techniques while retaining the advantages of simplicity and compatibility with integrated circuit implementation. This topology, shown in Fig. 1 with a standard inverter phase leg, uses a modified charge-pump circuit to deliver power from the low side to the high side.
B. Operating Principles
The operation of this new charge-pump circuit can be divided into the following three modes: charging, boost, and pumping modes. Each mode will be described individually assuming that the upper phase-leg switch is on. Under these conditions, the potential of the output node is nearly . negative rail is considered to be ground potential in the following description.
Charging Mode (Fig. 2) : The boost capacitor in Fig. 1 Fig. 3 .
Pumping Mode (Fig. 4) : After fully turns on, the charge in the boost capacitor is transferred to the high-side capacitor that serves as the local supply for the high-side switch gate. This pumping mode ends when is turned on again by the external control. Continuous switching of insures that gate drive charge is available at all times to the high-side switch without any interference with the desired phase-leg switching sequence.
C. Paper Organization
Models for each of the three modes are analyzed in Section II using linearized diode and metal oxide semiconductor field ef- fect transistor (MOSFET) models that include the effects of load current. For high voltage applications, the voltage drops caused by the internal resistances of the diodes and MOSFETs become progressively more significant as their current levels increase. Steady-state operation is also analyzed, illuminating the effects of important parameters including frequency, duty cycle, delay times, and switching times. Following this analysis, simulation and experimental results are presented in Section III to verify the model and to demonstrate the circuit's operating characteristics. Fig. 5 shows the voltage-current characteristics of a common piecewise-linear model for diodes and on-state MOSFETs that will be used in this simplified analysis. The V-I characteristics of the diode can be defined by two parameters-the voltage drop and the on-state resistance . As note above, a Schottky diode is a good choice for in order to minimize its forward voltage drop. The Schottky diode forward voltage is typically 0.1 0.2 V, while the comparable voltage for a standard silicon junction diode is 0.7 V.
II. CHARGE PUMP CIRCUIT ANALYSIS
The MOSFET will be modeled as a simple resistor after it turns on as shown in Fig. 5 . The reverse leakage current of the MOSFET and diode are ignored in this analysis. IGBT's could be used instead of MOSFETs for a high-voltage application ( 600 V), but the forward voltage drop of an IGBT is typically higher than that of a MOSFET for low current conditions.
The voltage waveforms across each low-side and high-side capacitor during the three operating modes are shown in Fig. 6 for initial start-up operation. The fixed-frequency input control signal and the switch drain-source voltage are also shown to help explain the circuit's operation.
The equations for the boost capacitor voltage and the high-side capacitor voltage will be analyzed for each of the three operating modes using equivalent circuits. The value of under steady-state conditions will also be calcu- lated as a function of the boost time to illustrate the control principles for the new charge-pump circuit.
A. Charging Mode Equivalent Circuit and Analysis
During the charging mode, switch is on and switch is in its off state. The boost capacitor is charged through , and . The equivalent circuit for the charging mode is shown in Fig. 7 . The maximum charging voltage of is and the equivalent resistor value is . The boost capacitor voltage during the charging mode can be calculated as (1) It is worth noting that the same voltage (plus the diode drop) appears across resistor during the charging mode, resulting in power dissipation in during this interval.
B. Boost Mode Equivalent Circuit and Analysis
During the boost mode, turns off, transitions to its offstate, and the gate capacitance of is charged so begins to turn on. It is evident in (3) that if is much bigger than , the voltage decrease of compared to its initial value is negligible, and the value of does not affect the final voltage value.
The load on the gate drive circuit is modeled by a constant load current that flows at all times. The floating high-side capacitor is discharged by this load current during both the charging and boost modes. Thus, the equation for the high-side capacitor voltage during the boost mode can be expressed simply as (4)
C. Pumping Mode Equivalent Circuit and Analysis
The pumping mode begins when fully turns on while remains off. The equivalent circuit for this pumping mode is shown in Fig. 9 , where the equivalent resistance consists of the series combination of the equivalent resistances of diode and switch . The high-side capacitor voltage can be derived as (5) (6) (7) (8) The second term in (5) represents the stored capacitor charge in that is transferred from the low-side supply to the highside gate drive. The third and fourth terms represent the voltage drops due to the equivalent resistor and the gate drive load current, respectively.
D. Under Steady-State Conditions
Under steady-state conditions, the maximum and minimum voltage levels of and remain constant as shown in Fig. 10 . Applying the steady-state constraints, the minimum value of the high-side capacitor voltage during steady-state conditions can be expressed as
where (10) and the duty cycle values during the charging and boost intervals are and , respectively (see Fig. 10 ). In (9), the second term represents the ripple voltage amplitude . In order to reduce the ripple voltage amplitude, either the value of the high-side capacitance must be increased or a higher frequency is required. However, the switching losses in switches and make it undesirable to raise the frequency too high. Reducing the duty cycle interval makes it possible to transfer more charge from the low to high sides, and this helps to reduce the ripple voltage amplitude. However, it is important to recognize that one of the most direct ways to reduce is to lower the value of resistor which causes higher power dissipation in during the charging mode. As a result, selection of the value represents of the significant tradeoffs that must be considered during the circuit design process.
can be derived starting from (5), defining the duration of the pumping interval as (see Fig. 10 ). If , the value of the exponential function in this equation is less than 0.14 . Assuming that this condition is met so that the terms proportional to this exponential can be ignored, (5) can be evaluated at the end of the pumping interval to establish an approximate expression for
The final expression of can be derived using the following two initial conditions at the beginning of the pumping stage using the previously-defined variable and (9) and (10) (12) (13) Substituting these two expressions into (11) and solving for leads to (14) Equation (14) is valid only if the durations of the charging and pumping modes are sufficiently long compared to the time constants during each of these intervals. If not, the maximum value of decreases and the exact value of should be calculated using (5) . If possible, the time constants in (1) and (6) should be set to values that are small compared to the charging and pumping time intervals for a given frequency condition. Otherwise, the maximum output voltage decreases due to insufficient charging and pumping times. Although this suggests reduced values for and , higher capacitance values are required to minimize the voltage ripple [see (10)] and to increase the maximum value of the output voltage in (14). This identifies another significant tradeoff that must be addressed during the circuit design process.
E. Calculation of Boost Time
As the operating frequency increases, the effect of the boost time (see Fig. 6 ) on the output voltage is more significant be- cause the ratio of charging (pumping) to discharging time values for decreases if and duty cycle are fixed in value. It should be noted that is determined by the boost-mode time constant defined in (2) . The duration of the boost mode does not change as the frequency is varied for a given switch and a given value of . This makes a key parameter under higher frequency conditions since duty cycle is directly proportional to the frequency (i.e., ). Closer examination reveals that the time interval can be separated into two subintervals consisting of a delay time and fall time , representing the typical turn-on switching characteristics of as shown in Fig. 11 . During , the gate node is charged up to the threshold voltage . At that point, the drain current starts to flow in . falls during while the gate-source voltage remains nearly constant at due to the Miller effect.
The intervals and can be calculated using the circuit and switch model parameters as follows [7] by reducing the delay and fall times and . In addition, (15)- (17) indicate that reducing the values of and also help to reduce . However, the performance tradeoffs involved in lowering the values of these two circuit component values have already been noted and will be discussed further in Section II-G.
F. Circuit Modifications for Bipolar Gate Voltages
Negative gate bias is widely used in high-power phase-leg applications in order to prevent dangerous retriggering problems. Fig. 12 shows a modified version of the self-boost charge pump scheme with positive and negative voltage supply capability. Zener diode , positive voltage capacitor , and negative voltage capacitor are used to split the boost capacitor voltage into two parts for the high-side gate drive. The second supply voltage is added to provide negative gate voltage for the low-side switch in the phase leg. The ground terminal in this figure corresponds to the low-side dc bus voltage, consistent with Fig. 1 .
During the charging mode, boost capacitor is charged by in order to develop nearly the same positive and negative voltages ( and , respectively) in the high-side gate drive. The maximum charging voltage of is . Zener diode is required to insure that the maximum safe gate-source voltage of is not exceeded during the boost or pumping modes. During the pumping mode, stored charge in is distributed to both and , with the negative-bias voltage developed across limited by . The zener diode should be selected with a clamping voltage that is less than in order to maintain a stable negative bias voltage source for the high-side switch under all operating conditions. If the clamping voltage is higher than , the negative-bias gate voltage for the high-side switch will drop to the lower voltage when the low-side switch is on. This occurs because the Com terminal in Fig. 12 , corresponding to the low-side switch collector voltage (see Fig. 1 ), falls to nearly ground (i.e., low-side dc bus) potential when the low-side switch is on.
Using (14) 
G. Circuit Design Guidelines
In order to minimize cost and complexity, the high-side power supply uses a simple open-loop control to set the output voltage with a fixed-frequency, fixed duty-cycle switching sequence. The desired output voltage characteristics can be specified in terms of the maximum output voltage and ripple voltage amplitude for a specified load current. These target values for , , and provide the necessary starting points for determining values for the circuit components.
Once these three performance parameters are set, tradeoffs between the sizes of the circuit components (influencing cost) and the circuit losses come to the forefront in determining the circuit component values. This tradeoff is particularly apparent when considering the voltage ripple requirement. Equation (10) indicates that product of and frequency must be approximately constant in order to achieve a particular value of ripple voltage for the specified load current . (It is assumed that the sum of the duty cycles can vary over only a rather narrow range in the vicinity of 0.5.) Increasing capacitance increases the capacitor's size and cost, while raising the frequency increases the circuit losses because of higher total switching losses in and . In addition, increasing frequency will likely make it necessary to reduce the value of resistor , further increasing circuit losses, as described previously. As a general guideline, the value of should be chosen so that the boost interval duty cycle does not exceed 0.1 at the desired operating frequency. Higher values of are likely to unacceptably degrade the charging times for capacitors and during the charging and pumping modes, respectively. The average power loss in can be calculated approximately by assuming a 50% duty cycle (i.e., ), leading to the following expression:
Another factor that must be considered in the process of selecting the operating frequency is the quality of the MOSFET switches and . Better MOSFETs with lower values of on-state resistance , lower gate capacitance [ in (2)], and faster switching speeds will reduce circuit losses and make it considerably easier to raise the frequency . However, adoption of such improved devices is likely to increase the MOSFET size and cost.
Ultimately, selection of the frequency depends on the application. For example, if the target application calls for integrating the high-side power supply inside a power module, then minimizing the volume of the capacitor components is likely to be a high priority. In this case, the design approach would likely call for raising the operating frequency as high as possible, limited by the maximum losses that can be safely dissipated inside the module.
Up to this point, it has been assumed that the value of the charging mode duty cycle is 0.5. This is a reasonable choice because of the need to charge and discharge low-side capacitor each cycle. In fact, a simple timer circuit may force to be fixed at 0.5. However, further tuning the value of (when practical) may yield some improvement in circuit performance by providing a means to compensate for the impact of the boost duty cycle and differences between the time constants for the charging and pumping intervals [see (1) and (5)].
The selection of capacitance of also involves tradeoffs between competing objectives of performance and size/cost. In particular, increasing capacitance tends to increase the peak value of the output voltage for a given value of supply voltage because of the importance of the last term in (14). The penalty is a larger capacitor. Considering these tradeoffs, a good starting point is to choose and to be equal in value, resulting in time constants for the charging and discharging (i.e., pumping) intervals that have similar values.
Assuming that the conditions are met for (14) to give a good approximation of , (14) can be used to eliminate load current and frequency from the expression. If one accepts the observation that the next-to-last term in (14) can typically be ignored because it is small compared to all of the others, the equation can be rearranged to yield an approximate expression for the supply voltage needed to achieve the specified value (21)
III. SIMULATION AND EXPERIMENTAL RESULTS
Simulations and experimental tests were carried out to verify the operation of the self-boost charge pump circuit. Fig. 13 shows the test circuit that was used for the laboratory tests. The simulations have been carried out using PSPICE with the same test circuit. The devices used for the switches and are both the same MOSFET type BUZ50B manufactured by Infineon and rated at 1000 V and 3 A. Diode types 1N4007 and 1N5818 were selected for the high-voltage diode and the low-voltage Schottky diode , respectively. The reverse blocking voltage of the 1N4007 diode is 1000 V, the same as the MOSFET voltage rating.
The test conditions used for both the experimental tests and the simulations are as
The value of was set to 600 to adjust the load current to approximately 28 mA for a value of 17 V. This resistor represents an average load of 476 mW imposed by the high-side switch gating. For reference, this power level would be sufficient for use with commercially-available gate drive ICs to drive a 1200-V IGBT with a 100-A current rating at frequencies in the 10-20 kHz range [8] .
The ripple voltage can be calculated from (10) V (22) The sum of the charging-and boost-mode duty cycle values is assumed to be 0.6 (i.e., 0.1) based on the selected circuit design values.
Rearranging (21), the maximum high-side output voltage can be approximately calculated to be V
where it is assumed that the V and V because and are high-voltage diodes and is a Schottky diode. current of diode when turns on. Stored charge in is transferred to during the reverse recovery interval, resulting in the observed voltage step. This diode reverse recovery characteristic is not been included in the simulation model, so the voltage step does not appear in the simulated waveform in Fig. 14. The value of the turn-on interval can be measured directly from the experimental waveforms in Fig. 14 to be approximately 20 s. Even though the duty cycle of (i.e., ) is set at 0.5, the actual duty cycle of the charging interval is approximately 0.4, meaning that the boost-mode interval reduces the charging duty cycle by approximately 20% (from 0.5 to 0.4). Reducing the value of would cause the ripple voltage amplitude to decrease, but the penalty of higher losses in resistor must be considered as discussed previously in Section II. The average power dissipation in resistor is calculated to be approximately 92 mW using (20) compared to the delivered high-side output power of 476 mW.
IV. CONCLUSION
This paper has described a new self-boost charge pump topology for a floating high-side gate drive power supply. This new power supply circuit provides the following attractive features compared to conventional techniques: 1) robust gate drive power availability for high-side switch that eliminates phase-leg refresh switching requirements even if the high-side switch is permanently on; 2) simple charge-pump configuration requiring no high-frequency magnetic components; 3) high steady-state current supply capability for high-performance gate drives; 4) configurable to provide bipolar gate source voltages for high-side switch; 5) compatible with integrated circuit implementation. A model for each circuit mode has been derived using piecewise-linear device models. Taken together, these models provide useful predictions of both steady-state and transient oper-ating characteristics, as well as valuable insights regarding design considerations. Both simulation and experimental results have been presented to confirm the promising operating characteristics of the self-boost charge pump circuit. Guidelines have been presented to provide assistance with selection of circuit component values for applying this high-side power supply circuit to new applications.
